

SSC8039GQ4

P-Channel Enhancement Mode MOSFET

> Features

VDS	VGS	RDSON Typ.	ID
201/	.001	12mR@-10V	074
-30V	±20V	15mR@-4V5	-27A

> Description

This device is produced with high cell density DMOS trench technology, which is especially used to minimize on-state resistance. This device is particularly suited for low voltage power management requiring a wild range of given voltage ratings(4.5V~18V) such as load switch and battery protection.

Applications


- Load Switch
- NB battery
- DCDC conversion


Ordering Information

Device	Package	Shipping
SSC8039GQ4	DFN3x3	5000/Reel

Pin configuration

Top view





Bottom View



(Y: year/W: week)

Marking



➤ Absolute Maximum Ratings(T_A=25°C unless otherwise noted)

Symbol	Parameter		Ratings	Unit
V _{DSS}	Drain-to-Source Voltage		-30	V
V _{GSS}	Gate-to-Source Vol	tage	±20	V
	Continuous Dunin Comment	Gate-to-Source Voltage TC=25 $^{\circ}$ TC=100 $^{\circ}$ TA=25 $^{\circ}$ TA=70 $^{\circ}$ Pulsed Drain Current b Avalanche Energy L=0.1mH	-27	
l _D	Continuous Drain Current	TC=100C°	-16	Α
	Continuous Brain Comment 3	TA=25C°	-10.5	Δ.
ldsм	Continuous Drain Current a	TA=70C°	-8.3	Α
I _{DM}	Pulsed Drain Current ^b		-79	Α
Eas	Avalanche Energy L=0.1mH		29	mJ
Б	Davis Dissipation (TC=25C°	25	W
P _D	Power Dissipation ^c	TC=100C°	9.5	W
Б	De la Discisation 3	TA=25C° 3.3	3.3	W
P _{DSM}	Power Dissipation ^a	TA=70° 2.2		W
TJTSTG	Storage and Operation junction temperature		-55 to 150	°C

\rightarrow Thermal Resistance Ratings(T_A=25°C unless otherwise noted)

Symbol	Parameter	Typical	Maximum	Unit
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance ^a		40	°C /\
R _{0JC}	Junction-to-Case Thermal Resistance		6	°C/W

Note:

- a. The value of R θ JA is measured with the device mounted on 1 in² FR-4 board with 2oz.copper,in a still air environment with TA=25 \mathbb{C}° . The value in any given application depends on the user is specific board design. The current rating is based on the t \leq 10s thermal resistance rating.
- b. Repetitive rating, pulse width limited by junction temperature.
- c. The power dissipation PD is based on TJ(MAX)=150°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heat sinking is used.





➤ Electronics Characteristics(T_A=25°C unless otherwise noted)


Symbol	Parameter	Test Conditions	Min	Тур.	Max	Unit
V _{(BR)DSS}	Drain-Source Breakdown Voltage	VGS=0V , ID=-250uA	-30			V
V _{GS} (th)	Gate Threshold Voltage	VDS=VGS , ID=-250uA	-1	-1.3	-3	V
Б	Drain-Source On-	VGS=-10V , ID=-10A		12	16	D
R _{DS(on)}	Resistance	VGS=-4.5V , ID=-7A		15	20	mR
I _{DSS}	Zero Gate Voltage Drain Current	VDS=-30V , VGS=0V			-1	uA
I _{GSS}	Gate-Source leak	VGS=±20V , VDS=0V			±100	nA
G _{FS}	Transconductance	VDS=-5V , ID=-10A		18		S
V _{SD}	Forward Voltage	VGS=0V , IS=-1A		-0.75	-1.6	V
Ciss	Input Capacitance			2000		
Coss	Output Capacitance	VDS=-20V , VGS=0V,		550		pF
Crss	Reverse Transfer Capacitance	f=1MHz		800		
Qg	Total Gate charge			14		
Qgs	Gate to Source charge	VGS=-4.5V , VDS=-15V, ID=-7A		4.4		nC
Qgd	Gate to Drain charge			2.7		
$T_{D(ON)}$	Turn-on delay time	V/00 40V		8.6		
Tr	Rise time	VGS=-10V,		6		no
T _{D(OFF)}	Turn-off delay time	VDS=-15V, RL=1.5R, RG=3R		39		ns
Tf	Fall time	KG-3K		15		




➤ Typical Characteristics(T_A=25°C unless otherwise noted)











I_D - Drain Current (A)

On-Resistance vs. Drain Current and Gate Voltage


On-Resistance vs. Gate-to-Source Voltage





Safe Operating Area, Junction-to-Ambient







Normalized Thermal Transient Impedance, Junction-to-Ambient




Package Information



TOP VIEW





DFN3X3-8L

Symbol	Dir	mensions in Millimeters		
Symbol	Min.	Тур.	Max.	
Α	0.70	0.75	0.80	
A1	0.00	0.02	0.05	
A2	0.20Ref			
D	2.90	3.00	3.10	
E	2.90	3.00	3.10	
D1	2.35	2.40	2.45	
E1	1.65	1.70	1.75	
b	0.25	0.30	0.35	
е	0.65BSC			
L	0.37	0.42	0.47	



DISCLAIMER

AFSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. AFSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICIENCE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

THE GRAPHS PROVIDED IN THIS DOCUMENT ARE STATISTICAL SUMMARIES BASED ON A LIMITED NUMBER OF SAMPLES AND ARE PROVIDED FOR INFORMATIONAL PURPOSE ONLY. THE PERFORMANCE CHARACTERISTICS LISTED IN THEM ARE NOT TESTED OR GUARANTEED. IN SOME GRAPHS, THE DATA PRESENTED MAY BE OUTSIDE THE SPECIFIED OPERATING RANGE (E.G. OUTSIDE SPECIFIED POWER SUPPLY RANGE) AND THEREFORE OUTSIDE THE WARRANTED RANGE.